Study the Influential Factors in the Hit Rate of Cache Memory for a Multiprocessors System
Article Sidebar
Main Article Content
Abstract
This paper presents an analytical and deductive study at software and hardware level for a symmetric multiprocessors system. Basic influential factors in the performance as cache memory size, processors number, and coherence protocols of cache memories are defined and compared, and a different simulations and evaluations of multiple experimental values of these parameters have been carried out also. In order to speed up the parallel processing and to improve the performance for realizing the execution in real time, harmonious values of these factors are obtained as experimental results.
Metrics
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
THIS IS AN OPEN ACCESS ARTICLE UNDER THE CC BY LICENSE http://creativecommons.org/licenses/by/4.0/
Plaudit
References
- Richard S. Morrison, “Cluster Computing: Architectures, Operating Systems, Parallel Processing, and Programming Languages”, GNU General Public License [39], 2003
- Michael Kistler, Michael Perrone, Fabrizio Petrini, “Cell Multiprocessor Communication Network: Built for Speed”, IEEE Computer Society, 0272-1732/06/2006.
- Dhruba Candra, Fei Guo, Seongbeom Kim, Yan Solihin, “Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture”, International Symposium on High Performance Computer Architecture (HCPA), Feb 2005.
- Ahmed Amine Jerraya, Wayne Wolf, “Multiprocessor Systems-on-Chips (MPSoC) Technology”, IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, Vol. 27, No.10, October 2008. DOI: https://doi.org/10.1109/TCAD.2008.923415
- Francis Cottet, Emanuel Grolleau, “Systèmes Temps Réel de Contrôle-Commande, Conception et Implémentation”, Dunod, 2005.
- John L. Hennessy, David A. Patterson, “Computer Architecture: a Quantitative Approach”, Morgan Kaufmann, 2007.
- Hesham El-Rewini, Mostafa Abd-El-Barr, “Advanced Computer Architecture and Parallel Processing”, Wiley, 2005. DOI: https://doi.org/10.1002/0471478385
- Rakesh Kumar, Victor Zyuban, Dean M. Tullsen, “Interconnections in Multi-core Architectures: Understanding Mechanisms, Overheads and Scaling”, 0-7695-2270-X/05 IEEE 2005.
- Daniel J. Sorin, Milo M. K. Martin, Mark D. Hill, David A. Wood, “Safety Net: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint/Recovery”, 29th Annual International Symposium on Computer Architecture (ISCA-29), Anchorage, AK, May 25-29, 2002.
- Jadhav, S. S., “Advanced Computer Architecture and Computing”, Technical Publications Pune, 2009.