Implementation of Clock Gating for Power Optimizing in Synchronous Design
Article Sidebar
Main Article Content
Abstract
Huffman coding is very important technique in information theory. Compression technique is the technology for reducing the amount of data used to denote any content without decreasing the quality. Furthermore, Clock gating is an effective method for decreasing power consumption in a sequence design. It saves more power by dividing the main clock and distributing the clock to the logic blocks only when there is a need for those blocks to be activated. This paper aim to design Huffman coding and decoding process with proposing a novel method of clock gating to achieve low power consumption. Huffman design is executed by expending ASIC design procedures. With the purpose of executing the encoder and decoder structures, 130 nm typical cell technology libraries are utilized for ASIC implementation. The simulations are completed by utilizing Modelsim tool. The design of coding and decoding process has been made using Verilog HDL language. Moreover, it carried out using Quartus II 14.1 Web Edition (64-Bit).
Article Details
This work is licensed under a Creative Commons Attribution 4.0 International License.
THIS IS AN OPEN ACCESS ARTICLE UNDER THE CC BY LICENSE http://creativecommons.org/licenses/by/4.0/
References
Almelkar M, Gandhe S. Implementation of lossless image compression using FPGA. International Journal of Emerging Technology and Advanced Engi-neering 2014; 4: 2250-2459.
Suvvari V, Murthy MB. VLSI Implementation of Huffman decoder using binary tree algorithm. International Journal of Electronics and Commu-nication Engineering &Technology 2013; 4 (6): 85-92.
Marimuthu M, Muthaiah R, Swaminathan P. An overview of image compression techniques. Research Journal of Applied Sciences, Engineering and Tech-nology 2012; 4 (24): 5381-5386.
Anjana PM, Ajeesh AV. FPGA based iterative JSC decoding of Huffman encoded data for a commun-ication system. International Journal of Engi-neering Research and Technology 2012; 3 (2): 1811-1814
Hameed M, Khmag A, Zaman F, Ramli AR. A new lossless method of Huffman coding for text data compression and decompression process with FPGA implementation. Journal of Engineering and Applied Sciences 2016; 100 (3): 402-407.
Almelkar M, Gandhe S. Implementation of lossless image compression using FPGA. International Jour-nal of Emerging Technology and Advanced Engine-ering 2014; 4: 2250-2459.
Brown SD. Fundamentals of digital logic with Verilog design: Tata McGraw-Hill Education; 2007.
Jayasekar A. Low power digital design using asynch-ronous logic. Ph.D. Thesis. San Jose State University; Washington, United States: 2011.
Aanandam SK. Deterministic clock gating for low power VLSI design. Ph.D. Thesis. National Institute of Technology; Rourkela: 2007.
Nejat M, Abdevand MM, Farahani AM. A novel circuit topology for clock-gating-cell suitable for sub/near-threshold designs. Computer Architectureand Digital Systems (CADS), 2013 17th CSI Internat-ional Symposium on: IEEE; 2013. pp. 45-49. DOI: https://doi.org/10.1109/CADS.2013.6714236
Kang L. Design and implementation of a decompress-sion engine for a Huffman-based compressed data cache. MSc. Thesis. Chalmers University of Techno-logy; Göteborg, Sweden: 2014.
Soundarya G, Bhavani S. Comparison of hybrid codes for MRI brain image compression. Research Journal Applied Science Engineering & Technology 2012; 4 (24): 5367-5371.
Maadi M. An 8b/10b encoding serializer/ deserializer (serdes) circuit for high speed communication applications using a dc balanced. Partitioned-Block, 8b/10b Transmission Code: 2015. DOI: https://doi.org/10.12720/ijeee.3.2.144-148
Kathuria J, Ayoubkhan M, Noor A. A review of clock gating techniques. MIT International Journal of Electronics and Communication Engineering 2011; 1 (2): 106-114.
Mitra A. Design and implementation of low power 16 bit ALU with clock gating. International Journal of Advanced Research in Computer Engineering & Technology 2013; 2 (6): 2139-2142.
Kulkarni R, Kulkarni S. Energy efficient implementation of 16-Bit ALU using block enabled clock gating technique. India Conference (INDICON), 2014 Annual IEEE: IEEE; 2014. pp. 1-6. DOI: https://doi.org/10.1109/INDICON.2014.7030531